ECE MS Thesis Defense Announcement: Nikhil Ranjan


ECE MS Thesis Defense Announcement: Nikhil Ranjan


Title: Design of a 5-Bit Algorithmic A/D Converter for Potential Use in a Wireless Neural Recorder Application Abstract: The constant endeavor to measure and record neural signals from the human brain and anticipate the results to figure out the mechanism which governs the functionality of our brain and its true behavior is the major driving force behind this thesis. Neural recording integrated circuits (ICs) are often inserted directly into the brain, with a set of probes for sensing these action potentials (and local field potentials), and appropriate circuitry for amplifying the neural signals (Pre-Amp), sampling and converting the analog signals to digital (ADC) and transmitting the resulting digital signal (Transmitter) to a nearby reader instrument (Receiver). Action potentials are comprised of signals typically looking like spikes having a peak voltage of 1-2mV, whereas local field potentials are continuous signals generally having an amplitude of around 100-200µV often with a dc component of several mV. Fourier analysis of action potentials and local field potentials show frequency components in the range of 0.1 Hz up to 10kHz. This thesis proposes a low-power 5-bit algorithmic A/D converter to feed a 5-stage serial shift register for use in sampling and converting a presumed neuron action potential signal at the rate of 20k samples/sec. In addition to that, a low-power preamp with at least 40dB gain and a low-pass type spectrum having a unity-gain frequency of at least 20MHz is used to amplify the input signal. The algorithmic A/D converter includes a sample-and-hold circuit for sampling the analog action potential spike at a rate of 20kHz. The ADC utilizes an X2 gain circuit based on a capacitive redistribution technique. A less complex circuit in terms of dependency on Capacitor sizing and their non-ideal effects is the key factor for selecting this type of ADC which can be used for neural recording applications. All the circuits are designed based on the IBM/Global Foundries 8HP 130nm BiCMOS technology. Keywords: Algorithmic ADC, low power design, multiply by 2(voltage) Circuit, neural recorder applications, Analogue Adder, Comparator, Pre-Amplifier Committee: Professor Min-Chang Lee, ECE; Professor Rabia Yazicigil, ECE


1:00pm on Tuesday, April 30th 2019

End Time



PHO 428 - 8 St. Mary's St.


ENG Home, ECE Home

Hosting Professor

Professor Ronald W. Knepper, ECE