

P<sup>e</sup><sup>a</sup>C<sup>l</sup><sup>a</sup>R

# Fast Machine Learning Based Prediction for **Temperature Simulation Using Compact Models**

Mohammadamin Hajikhodaverdian<sup>1</sup>, Sherief Reda<sup>2</sup>, Ayse K. Coskun<sup>1</sup> <sup>1</sup>Boston University, Boston, MA, <sup>2</sup>Brown University, Providence, RI

Contact: aminhaji@bu.edu



BOSTON



# **Standard vs. Window-based Results**

 $\succ$  We reduce the model's parameters by a factor of 256 without significant

accuracy loss by transitioning to window-based.



[IEEE. "Chapter 20: Thermal."]

 $\succ$  Power density rises with the technology node, increasing temperature.

 $\succ$  Increased temperatures degrade chip performance and reliability, making thermal simulation essential.

# Background

> Conventional methods, like FEM-based tools and compact thermal models, are time-consuming and computationally expensive.

> Machine learning models that use an infrared camera are limited to post-silicon designs.

> Simulation-based ML models typically require many simulation samples for accurate training.

1.0 84% 0.8 0.6 0.2 0.0 0.0 0.6 1.2 1.8 2.4 3.0 0 0.0 0.5 1.0 1.5 2.0 MSE (°C<sup>2</sup>) Max Errors (°C) MAE (°C)

MSE, MAE, and Max temperature error comparison of Intel i7 with a grid size of 64×64, 128×128, and 256×256 for **window-based** method

### **Temperature Prediction vs. PACT**

> We compare the output of our framework with PACT for a monolithic



#### 3D design with one computation layer + two storage layers.



# **Simulation Time Comparison**

 $\succ$  We achieve over 73× speed up in comparison with PACT.

![](_page_0_Figure_26.jpeg)

![](_page_0_Figure_27.jpeg)

 $\succ$  High-resolution simulations need larger models as the number of

Simulator

Power

parameters increases polynomially with resolution.

Core4 L3\_4 L3\_5 Core5

Core2 L3\_2 L3\_3 Core3 Core0 L3\_0 L3\_1 Core1

Memory Controller

Temperature

 $\succ$  Our model uses overlapping windows to preserve dependency.

![](_page_0_Figure_31.jpeg)

![](_page_0_Figure_32.jpeg)

[1] IEEE. "Heterogeneous Integration Roadmap, Chapter 20: Thermal." [Online]. Available: http://eps.ieee.org/hir. [Accessed: Oct. 10, 2023] [2] Z. Yuan et al., "PACT: An Extensible Parallel Thermal Simulator for Emerging Integration and Cooling Technologies," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD). [3] L. Chen, W. Jin and S. X. - D. Tan, "Fast Thermal Analysis for Chiplet Design based on Graph Convolution Networks," 2022 27th Asia and South Pacific Design Automation Conference (ASP-DAC). [4] J. Lu, J. Zhang and S. X. - D. Tan, "Real-time Thermal Map Estimation for AMD Multi-Core CPUs Using Transformer," 2023 IEEE/ACM International Conference on Computer Aided Design (ICCAD).

![](_page_0_Picture_34.jpeg)

73.36x

80