Lab 8: Digital Modulation

SUMMER CHALLENGE COURSE
SMART LIGHTING
07/30/2013

Ozan Tuncer

otuncer@bu.edu

- Converting a string of 1's and 0's (digital data) into a sequence of signals that denote the 1's and 0's.
- For example a high voltage level (+V) could represent a "1" and a low voltage level (0 or -V) could represent a "0".

Clock

Tx

= power on (signal)
0 = power off (no signal)

BU Department of Electrical & Computer Engineering

4

Clock

Tx

Rx

= power on (signal)
0 = power off (no signal)

Clock

Tx

Rx

= power on (signal)
0 = power off (no signal)

Problem(s)

- lack of "clock" recovery during long string of   or   bits
- "baseline wander" during long string of   or   bits

BU

6

= change of signal level (on-off or off-on)
0 = no change of signal level

- NRZI is an example of **differential encoding**
- Fixes clocking problem for long string of   bits

Problem(s)

- Lack of clock recovery during long string of   bits

BU Department of Electrical & Computer Engineering

7

Always transition in middle of bit period:
    0 = low-to-high transition
    1 = high-to-low transition

- Good clock recovery

- How to implement this?

- **Boolean Functions (Logic Functions):** are function that return truth values; variables can only be 1 (true) or 0 (false).

$$\text{NOT function:} \quad Y = \sim X$$

- **Boolean Functions (Logic Functions):** are function that return truth values; variables can only be 1 (true) or 0 (false).

  NOT function: $Y = \sim X$

- **A Logic Gate:** is a physical device implementing a Boolean function.

- **Boolean Functions (Logic Functions):** are function that return truth values; variables can only be 1 (true) or 0 (false).

$$\text{NOT function:} \quad Y = \sim X$$

- **A Logic Gate:** is a physical device implementing a Boolean function.

X ─▷○─ Y

- **A Truth Table:** shows how a logic circuit's output responds to inputs.

X	Y
0	1
1	0

NOT Gate -- Inverter

NOT

X   Y

Y = ~X

X	Y
0	1
1	0

AND Gate

AND

X

Y

Z

X	Y	Z
0	0	0
0	1	0
1	0	0
1	1	1

Z = X & Y

NAND Gate

NAND

X	Y	Z
0	0	1
0	1	1
1	0	1
1	1	0

```
Z = ~(X & Y)
nand(Z,X,Y)
```

NOR Gate

NOR

X

Y

Z

X	Y	Z
0	0	1
0	1	0
1	0	0
1	1	0

Z = ~(X | Y)

nor(Z,X,Y)

Exclusive-OR Gate

XOR

X

Y

Z

```
Z = X ^ Y
xor(Z,X,Y)
```

| X	Y	Z
0	0	0
0	1	1
1	0	1
1	1	0

Always transition in middle of bit period:
 0 = low-to-high transition
  1 = high-to-low transition

- Good clock recovery

- How to implement this?

Always transition in middle of bit period:
    0 = low-to-high transition
    1 = high-to-low transition

18

XOR

$$Z = X \wedge Y$$

$$\mathbf{xor}(Z, X, Y)$$

X	Y	Z
0	0	0
0	1	1
1	0	1
1	1	0

Clock

Data

1 0 1 0 0 1 1 1 0 0 1

Manchester
(as per G.E. Thomas)

Manchester
(as per IEEE 802.3)

BU Department of Electrical & Computer Engineering

19