EC527: High Performance Programming with Multicore and GPUs -- Spring, 2014

Instructor: Martin Herbordt, PHO 333
Office Hours: T, Th 3-5 and by appointment
Phone: x3-9850 Email: herbordt@bu.edu Web page: http://learn.bu.edu

TFs: As this is an advanced-undergrad/grad class with a large enrollment, the role of the TFs will be limited to grading and helping to find and solve system problems for the programming assignments.

Mission Statement: “Programming for performance using the capabilities of modern processors”

Course Description (Catalog): Considers theory and practice of hardware-aware programming. Key theme is obtaining a significant fraction of potential performance through knowledge of the underlying computing platform and how the platform interacts with programs. Studies architecture of, and programming methods for, contemporary high-performance processors. These include complex processor cores, multicore processors, and graphics processors (GPUs). Labs include use and evaluation of programming methods on these processors through applications such as matrix operations and the Fast Fourier Transform.

Prerequisites: Computer Organization (EC413 of equivalent), programming in C, academic maturity sufficient, e.g., to learn new programming tools from professional documentation.

Course Motivation:
For several decades programmers found the von Neumann (vN) model to be an adequate world view for obtaining most of the potential performance from target systems. This model is familiar: instructions are executed serially in a single stream and data are stored in a single image of memory. Instruction executions and memory accesses are assumed to be uniform with little penalty. Except for specialized processors--DSPs, Supercomputers, MPPs--good vN programming plus a good compiler meant taking advantage of most of a computer’s capability.

Recent directions in processor architecture—complex memory hierarchies, superscalar and deeply pipelined CPUs, multicore, and accelerators such as SSE, GPUs and FPGAs—have made the vN approach to obtaining performance obsolete for all but the very simplest embedded processors. For many applications performance is secondary; in those cases current methods remain excellent. But for applications requiring performance, a deeper level of machine understanding is required: the programmer must be aware of the underlying hardware at all stages of software development from algorithm selection, through coding, to interaction with system tools such as compilers and libraries, and finally debug, tuning, and maintenance.

Texts and Organization (Supplemented with Additional Articles, Lecture Notes, and Tutorials):
For complete (tentative) readings see “Readings” document.
Part 1 – Single core
This part of the course is based on sections of courses taught at CMU and ETH.
• “How to Write Fast Code,” Markus Pueschel, Lecture Notes from CMU and ETH
• Computer Systems: A Programmer’s Perspective, Bryant & O’Hallaron, Chapters 5 and parts of Chapter 6
• Various Intel HW & SW Reference Manuals
• H&P 4th Edition -- Appendix G: (Mostly) SW methods for complex processors
• H&P 4th Edition -- Appendix F: Vector processors
Part 2 – Multicore
This part is a condensed and applied version of material from EC713 Parallel Computer Architecture.
- Computer Architecture (Chapter 4): Hennessy & Patterson 4e
- Parallel Computer Architecture (Chapter 5): D. Culler, et al.
- Parallel Programming (Chapters 2 and 3): D. Culler, et al.
- OpenMP Lecture Notes: SCV at BU

Part 3 – GPUs
This part is based on a course taught at UIUC by Wen-mei Hwu.
- CUDA Reference Manual(s): NVIDIA
- Programming Massively Parallel Processors: Kirk & Hwu

Course Mechanics
- **Style:** One of the missions of this course is to be a practicum associated with the computer organization and architecture curriculum. As such we explore contemporary high-end processors in some depth and then practice using that knowledge to obtain high resource utilization with real programs. The emphasis is therefore on programming with lectures in support of the labs. Lectures will also introduce appropriate theory when necessary, especially with respect to performance evaluation.
- **Grading:**
  - Exam: 30%
  - Programming/Homework Assignments: 50%
  - Final Project: 20%

Please note that these percentages are tentative. Also, that the impact of an assignment/exam grade on the final grade depends on the expected variance in addition to the total.
- **Weekly Assignments:** Until the beginning of the project there will be weekly assignments, 10 in all (0-9). All involve programming, mostly exploring small amounts of code in great depth. Some assignments involve pencil-and-paper problems in addition to programming.
- **Late Policy:** Assignments must be submitted on time, usually on Mondays (by 23:59:59 local time). There is then a 20% per day penalty. You will get a total of 5 “free” late days to handle special (but common) occurrences such as illness, interviews, etc.
- **Academic Honesty versus Collaboration:** You are encouraged to work together to learn the material and to discuss approaches to solving problems. However, you must come up with and write up the programs and other solutions on your own.
- **Exams:** There will be at least one mid-term exam. There may also be a final exam. Exams are open readings and open notes.
- **Final Project:** The purpose is to add depth and to practice the concepts learned in an extended case study. Results will be written up conference paper style and presented to the class. You may work in teams of up to two students. I will consider larger groups with sufficient justification.
- **“Late” Classes:** Unfortunately, this class has been rescheduled so that it now conflicts with faculty candidate and distinguished lecture speakers. Therefore, on at least 2 days, class will be from 5:15-6:45. There may be a few more shifts -- these will be announced well in advance.

Course Objectives

Review
- Computer architecture including memory hierarchy and basic pipelining.

Learn about
- Various contemporary high-end processors, in particular the i7 core, multicore cache, and GPUs
- Methods of performance evaluation
- Methods of hardware-aware code development
- How to program complex hardware to obtain high utilization

Gain experience with developing efficient programs, including:
- using extended instruction sets
- synchronization
- methods of parallel programming
- cache-aware optimizations
- CUDA for GPU programming.

**From the Course Requisition Form**

**Basic Goals**
1. Students should learn enough about processor architecture and programming to write fast code (code with high utilization of available resources) on contemporary processors.
2. The knowledge and experience should enable students to extend this capability to new processors and to large and varied applications.

**Detailed Goals**
Students should have a good understanding of theory and practice of:
1. Measuring performance
2. Developing fast code (decomposition, mapping, load balancing)
3. Using advanced capabilities such as blocking, SIMD vector extensions, and basic code optimizations
4. Parallel processing with small-scale (multicore) shared memory processors
5. Programming GPUs, including problems in getting good performance

Students should also develop a deeper understanding of one of the three technologies with an extended project. This will consist of examining a more complex numerical problem.

**Course Outcomes**
1. Sufficient knowledge of various processor architectures to be able to write high-performance programs
2. Basic knowledge of principles and practice of performance evaluation and writing high-performance programs with the goal of applying this knowledge to other processors.
3. Ability to use SSE instructions set extensions
4. Ability to write parallel programs using PThreads and OpenMP
5. Ability to write GPU programs in CUDA
6. Ability to formulate and design programs at a high level accounting for a target architecture
<table>
<thead>
<tr>
<th>Wk Cl</th>
<th>Date</th>
<th>Lecture Topic</th>
<th>HW</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1</td>
<td>1-15 Jan</td>
<td>Intro, administration, goals &amp; expectations</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Motivation</td>
<td></td>
</tr>
<tr>
<td>2 2</td>
<td>20-Jan</td>
<td>No Class -- MLK Birthday</td>
<td></td>
</tr>
<tr>
<td>3 2</td>
<td>22-Jan</td>
<td>Review memory hierarchy</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Memory-aware optimizations</td>
<td></td>
</tr>
<tr>
<td>4 3</td>
<td>27-Jan</td>
<td>CPU-aware optimizations</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>CPU-aware optimizations</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>NOTE -- LATE CLASS in new room (5:15-6:30 in TBD)</td>
<td></td>
</tr>
<tr>
<td>5 4</td>
<td>3-Feb</td>
<td>Intro to SIMD and Vector processing</td>
<td></td>
</tr>
<tr>
<td>6 5</td>
<td>5-Feb</td>
<td>Programming using SSE</td>
<td></td>
</tr>
<tr>
<td></td>
<td>22-Jan</td>
<td>Review memory hierarchy</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Memory-aware optimizations</td>
<td></td>
</tr>
<tr>
<td></td>
<td>27-Jan</td>
<td>CPU-aware optimizations</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>CPU-aware optimizations</td>
<td></td>
</tr>
<tr>
<td>7 6</td>
<td>10-Feb</td>
<td>Advanced single-thread methods</td>
<td></td>
</tr>
<tr>
<td>8 7</td>
<td>12-Feb</td>
<td>Intro to parallel programming, part 1</td>
<td></td>
</tr>
<tr>
<td></td>
<td>19-Feb</td>
<td>Thread-based programming and Pthreads</td>
<td></td>
</tr>
<tr>
<td></td>
<td>24-Feb</td>
<td>Intro to parallel programming, part 2</td>
<td></td>
</tr>
<tr>
<td></td>
<td>26-Feb</td>
<td>Review Concurrency</td>
<td></td>
</tr>
<tr>
<td>9 8</td>
<td>3-Mar</td>
<td>OpenMP</td>
<td></td>
</tr>
<tr>
<td></td>
<td>5-Mar</td>
<td>Multicore Cache -- state machines, protocols, optimizations</td>
<td>Ass. 6 due Fri 3/8</td>
</tr>
<tr>
<td></td>
<td>17-Feb</td>
<td>No Class -- President's Day</td>
<td></td>
</tr>
<tr>
<td></td>
<td>19-Feb</td>
<td>Thread-based programming and Pthreads</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Asst. 4 due</td>
<td></td>
</tr>
<tr>
<td></td>
<td>24-Feb</td>
<td>Intro to parallel programming, part 2</td>
<td></td>
</tr>
<tr>
<td></td>
<td>26-Feb</td>
<td>Review Concurrency</td>
<td></td>
</tr>
<tr>
<td></td>
<td>31-Mar</td>
<td>Mid-Term Exam</td>
<td>Ass. 8 out</td>
</tr>
<tr>
<td></td>
<td>2-Apr</td>
<td>GPU -- Memory Organization</td>
<td></td>
</tr>
<tr>
<td></td>
<td>7-Apr</td>
<td>GPU -- In Depth, processor part 1</td>
<td>Ass. 8 due</td>
</tr>
<tr>
<td></td>
<td>9-Apr</td>
<td>GPU -- In Depth, processor part 2</td>
<td>Ass. 9 out</td>
</tr>
<tr>
<td></td>
<td>14-Apr</td>
<td>Open -- group meetings</td>
<td>Ass. 9 due</td>
</tr>
<tr>
<td></td>
<td>16-Apr</td>
<td>GPU -- In Depth, memory</td>
<td></td>
</tr>
<tr>
<td></td>
<td>23-Apr</td>
<td>Open -- work on projects</td>
<td></td>
</tr>
<tr>
<td></td>
<td>28-Apr</td>
<td>Project presentations</td>
<td></td>
</tr>
<tr>
<td></td>
<td>30-Apr</td>
<td>Project presentations</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>3-Mar</td>
<td>OpenMP</td>
<td></td>
</tr>
<tr>
<td></td>
<td>5-Mar</td>
<td>Multicore Cache -- state machines, protocols, optimizations</td>
<td>Ass. 6 due Fri 3/8</td>
</tr>
<tr>
<td>11</td>
<td>17-Mar</td>
<td>Multicore Cache</td>
<td>Ass. 7 out</td>
</tr>
<tr>
<td></td>
<td>19-Mar</td>
<td>Multicore synchronization</td>
<td></td>
</tr>
<tr>
<td></td>
<td>24-Mar</td>
<td>GPU -- First pass</td>
<td>Ass. 7 due</td>
</tr>
<tr>
<td></td>
<td>26-Mar</td>
<td>GPU -- Thread Organization</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>31-Mar</td>
<td>Mid-Term Exam</td>
<td>Ass. 8 out</td>
</tr>
<tr>
<td></td>
<td>2-Apr</td>
<td>GPU -- Memory Organization</td>
<td></td>
</tr>
<tr>
<td></td>
<td>7-Apr</td>
<td>GPU -- In Depth, processor part 1</td>
<td>Ass. 8 due</td>
</tr>
<tr>
<td></td>
<td>9-Apr</td>
<td>GPU -- In Depth, processor part 2</td>
<td>Ass. 9 out</td>
</tr>
<tr>
<td></td>
<td>14-Apr</td>
<td>Open -- group meetings</td>
<td>Ass. 9 due</td>
</tr>
<tr>
<td></td>
<td>16-Apr</td>
<td>GPU -- In Depth, memory</td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>23-Apr</td>
<td>Open -- work on projects</td>
<td></td>
</tr>
<tr>
<td></td>
<td>28-Apr</td>
<td>Project presentations</td>
<td></td>
</tr>
<tr>
<td></td>
<td>30-Apr</td>
<td>Project presentations</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2-May</td>
<td>Project Writeups Due -- 17:00</td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>8-May</td>
<td>Final Exam - Thursday, 9:00 - 11:00</td>
<td></td>
</tr>
</tbody>
</table>

Please Note: All dates are tentative! Exam and assignment due dates are not official until announced in class.
READINGS & SCHEDULE -- 2014

L00: Class 1 (1) – Intro, motivation, overview
  • “Programmability: Design Costs and Payoffs Using AMD GPU Streaming Languages and Traditional Multi-Core Libraries,” Weber, SAAHPC, Extended Abstract and Lecture Slides
  • “How to Write Fast Code,” Markus Pueschel, Lecture Slides, Class 1
  • “Debunking the 100x GPU versus CPU Myth: An evaluation of throughput computing on CPU and GPU,” V.W. Lee, et al. ISCA10.

L01a, L01b: Class 2 (1) – Review memory hierarchy, Memory-aware optimizations
  • Any standard Computer Architecture textbook

L02a, L02b: Classes 3-4 (2) -- CPU-aware optimizations, compiler interactions

L03a, L03b: Class 5-6 (2) – Vector Processing, SIMD, Data Parallel Programming, Vector extensions
  • Slides from David Patterson
  • H&P 5e Appendix G, Vector Processors
  • “How to Write Fast Code,” Markus Pueschel, Lecture Slides, Classes 13-14

L04: Class 7 (1) – Advanced single-core optimizations
  • Slides from Michelle Hugue and David Patterson
  • “Exploiting Instruction-Level Parallelism with Software Approaches,” H&P 3e Chapter 4, Sections 1-4
  • “Hardware and Software for VLIW and EPIC,” H&P 4e Appendix G, pp. G1-G15
  • “Static Multiple Issue,” P&H 4e Chapter 4.10, pp. 393-398
  • “Loop Unrolling Tutorial,” Michelle Hugue, University of Maryland

Part II – Classes 9-16

L05: Classes 8, 10 (2) – Parallel Programming
  • “Parallel Computer Architecture -- Draft,” Culler, et al., Chapter 3, Sections 3.1, 3.2.2, 3.4.1, “Programming for Performance”
  • “Type Architectures,” L. Snyder

L06, L07: Classes 9, 11 (2) – Programming with Threads, Review Concurrency and Synchronization
• Slides from H. Casanova, U Delaware, and U Hawaii
• “POSIX Threads Programming,” B. Barney, LLNL
• “Operating Systems Concepts” by Peterson and Silberschatz, Chapter 9

L08: Class 12 – OpenMP
• Slides from BU SCV

L09: Classes 13-14 (1.5) – Cache for Shared Memory
• “Parallel Computer Architecture”, by Culler, et al. Chapter 5, Sections 5.1-5.4

L10: Classes 14-15 (1.5) – Synchronization implementation for shared memory processors
• “Parallel Computer Architecture”, by Culler, et al. Chapter, Section 5.5
• Lecture Notes -- M. Herlihy

-----------------------------------------------------------------------------------------------------------------------

Part III – Classes 16-17, 19-20, 23-24

L11-L16: Classes 16-17, 19-21, 23 (6) – NVIDIA GPUs, CUDA, Performance optimization, case studies
• Slides from Kirk and Hwu
• “Programming Massively Parallel Processors” by Kirk and Hwu
• Various case studies, esp. from Molecular Dynamics

Class 18 -- Mid-Term
Class 22 -- Cancelled in lieu of group meetings with instructor
Class 24 -- Work on projects
Classes 25-27 -- Project presentations