Abstract—Computing the forces derived from long-range electrostatics is a critical application and also a central part of Molecular Dynamics. Part of that computation, the transformation of a charge grid to a potential grid via a 3D FFT, has received some attention recently and has been found to work extremely well on FPGAs. Here we report on the rest of the computation, which consists of two mappings: charges onto a grid and a potential grid onto the particles. These mappings are interesting in their own right as they are far more compute intensive than the FFTs; each is typically done using tricubic interpolation. We believe that these mappings have been studied only once previously for FPGAs and then found to be exorbitantly expensive; i.e., only bicubic would fit on the chip.

In the current work we find that, when using the Altera Arria 10, not only do both mappings fit, but also an appropriately sized 3D FFT. This enables the building of a balanced accelerator for the entire long-range electrostatics computation on a single FPGA. This design scales directly to FPGA clusters. Other contributions include a new mapping scheme based on table lookup and a measure of the utility of the floating point support of the Arria-10.

Keywords—FPGA Acceleration; Tricubic Interpolation; Electrostatics; Molecular Dynamics

I. INTRODUCTION

Computing forces derived from long-range electrostatics is a critical application in and of itself and also a central part of Molecular Dynamics (MD) simulations. Figure 1 gives an overview of the family of methods now most commonly used; they are based on Particle-Mesh Ewald summation [1]. After the initial partition into short and long-range components, it consists of three parts: (i) mapping, or discretizing, the charges onto a charge grid (also called charge assignment), (ii) computing the potential grid by solving Poisson’s equation, e.g., using 3D FFTs or Multigrid, and (iii) computing the forces by applying the potential grid to each particle. The second part of that computation, the transformation of a charge grid to a potential grid via 3D FFTs, has received some attention recently and has been found to work extremely well on FPGAs [2]–[7]; speed-ups comparable to ASIC cluster implementations have been achieved. However, the grid-particle and particle-grid mappings are crucial in their own right as they are (typically) substantially more compute-intensive than the FFTs. Each is done using tricubic interpolation and requires on the order of 500 floating point operations per particle as opposed to around 100 for each FFT. We believe that these mappings have been studied only once previously for FPGAs and then found to be exorbitantly expensive; in 2007 only a small fraction (bicubic) would fit on an FPGA [8].

We revisit this problem using new FPGA technologies and a new algorithm. The contributions are as follows.

• We demonstrate that, given current FPGA technology, both mappings now easily fit in a high-end FPGA. Moreover, there is sufficient space left over for the 3D FFTs to be implemented on the same FPGA as well.

• We show that FPGAs are particularly well-suited to grid mapping computations. Not only is it floating point intensive, but it also has high fan-in/fan-out and, most significantly, a complex communication structure. The last two of these are challenging for CPUs and GPUs, but can be ideal for FPGAs. For the 92K ApoA1 benchmark, the two mappings together can be computed in less than 1ms on an Altera Arria-10; this likely to be more than 20× faster than a fully parallelized implementation on a high-end CPU.

• We find that the floating point support on the Arria-10 is of significant benefit in resource utilization, particularly with respect to the ALMs.

• We implement two different algorithms: direct, which had been done previously, and a new scheme based on table lookup. These are each fully pipelined and have similar operating frequency; they differ, however, in resource utilization with the first using more DSP blocks and the second more BRAMs. Together they give the designer flexibility with the preference depending on the resource requirements of the other functions being implemented.

The broader significance is that these results are a critical step in demonstrating the plausibility of building FPGA clusters for Molecular Dynamics that can achieve performance comparable to that of ASIC-based clusters.

II. BACKGROUND

The Coulomb force is computed by generating the potential distribution by solving the Poisson Equation for the given charge distribution. The electrostatic potential can be expressed as

\[ V_i^{\text{CL}} = \sum_{j \neq i} \frac{q_j}{|r_{ji}|} \]  

After partitioning (not shown), grid-based algorithms map the smoothing function defined in the continuous coordinate space...
to the one defined in the discrete grid coordinate space. This can be described by the following energy equation:

\[ \sum_{i=1}^{N} \sum_{j=1}^{N} q_i q_j g_a(\|\vec{r}_j - \vec{r}_i\|) = \sum_{k} \sum_{m} q_{h,m} q_{h,n} g_a(\|\vec{r}_{h,k} - \vec{r}_{h,m}\|) \]

where \( q_i \) and \( q_j \) are particle charges and \( q_{h,m} \) and \( q_{h,n} \) are charges at points \( m \) and \( n \) on a grid with spacing \( h \).

Particle-grid interpolations are used to interpolate both charge densities at gridpoints using particle charge values and electric field vectors at particle positions using gridpoint potential values. The method used here applies a basis function for charge density calculation and the gradient of the same basis function for electric field vector calculation. We use Eq. 3 to calculate charge densities at gridpoints \( \rho_g \) from charge positions and Eq. 4 to calculate force vectors at particle positions from potentials \( \varphi_g \) at gridpoints. Indices \( p \) and \( g \) denote particle and gridpoint, respectively.

\[ \rho_g = \sum_p Q_p \phi(|x_g - x_p|) \phi(|y_g - y_p|) \phi(|z_g - z_p|) \]  
\[ \vec{F}_{p,x} = \sum_g \varphi_g \partial \phi(|x_g - x_p|) \phi(|y_p - y_g|) \phi(|z_p - z_g|) \hat{x} \]

The basis function must be \( C^1 \) continuous to provide a gradient for these operations. Two such basis functions, a third order and a fifth order, have been proposed in [9]. Eq. 5 shows the third order basis function for spline interpolation where \( \xi \) is the distance between the particle and any gridpoint. As seen the basis function and its derivative may have non-zero values just for the four closest gridpoints, mimicking third order polynomial interpolation. Thus, each particle is going to affect and be affected by the closest \( k+1 \) gridpoints, \( k \) denote the basis function order.

\[ \phi(\xi) = \begin{cases} 
(1 - |\xi|)(1 + |\xi| - \frac{3}{8}|\xi|^2) & |\xi| \leq 1 \\
-\frac{1}{8}|\xi| - 1)(2 - |\xi|)^2 & 1 \leq |\xi| \leq 2 \\
0 & 2 \leq |\xi| 
\end{cases} \]

Now following [8] we modify the basis function to be a set of polynomials of \( oi \) for the particle’s neighboring supporting grid points. By substituting \( \xi \) with \( oi + 1 \), \( oi - 1 \), \( 1 - oi \), and \( 2 - oi \), we have four polynomials corresponding to the four neighboring grid points (as shown in Figure 2).

\[ \begin{align*}
\phi_0(oi) &= -\frac{1}{2}oi^3 + oi^2 - \frac{1}{2}oi \\
\phi_1(oi) &= \frac{3}{2}oi^3 + \frac{5}{2}oi^2 + 1 \\
\phi_2(oi) &= -\frac{3}{2}oi^3 + 2oi^2 + \frac{1}{2}oi \\
\phi_3(oi) &= \frac{1}{2}oi^3 - oi^2
\end{align*} \]  

III. DESIGN

A. Coordinates and indexing

The inputs are scaled particle coordinates and charge values. Overall, except for coordinates, 32-bit single precision floating point is used. For coordinates we use fixed point with user-selectable precision, e.g., 16-bit with 5 bit integer and 11 bit fraction. The precision can be selected match the coordinates and resolution to ensure little or no loss of information. In particular, we use the integer to index the cell within the simulation space and the fraction to determine the position of the particle within the cell. For example, a typical MD simulation might have a \( 10^3 \) array of cells each with dimension \( 12 \Delta^3 \) and resolution to the thousandth \( \Delta \). We would then need 4 bits of integer and 14 bits of fraction. Another design choice is shown in Figure 3; a mesh size of 32 on each dimension determines the nearest gridpoint, \( G_i \), in each dimension.

![Fig. 3. Zero Cost Shifts to Obtain Nearest Gridpoint and Offset; \( \xi \in \{1+f, 1-f, 2+f, 2-f\} \) in the basis functions and their derivatives](image)

The advantage is that only the precision needed, i.e., to specify the position within the cell, is actually used. This has multiple benefits. First, less storage and smaller arithmetic units are needed for the initial calculations (before conversion to floating point). Second, this will enable us to implement a pipeline all in fixed point (work in progress). And third, the modest precision (up to 14 bits) allows us to precompute some values and use the mantissa as an index into a lookup table. In particular, a \( k \)th order basis function has non-zero values just on the \( k+1 \) nearest gridpoints, so by precomputing and storing the \( k+1 \) possibly non-zero basis function values in a look-up table, the fraction can be used as the offset to that look-up table for obtaining basis function values. This fact is also shown for the third order basis function in Figure 3.

B. Charge density computation

Each particle contributes charge to its four closest gridpoints in each dimension, i.e., to a cube of 64 gridpoints. Hence, the contribution of each particle to each of these 64 gridpoints needs to be computed, accumulated with the current charge density values, and written back to their respective locations. Since FPGAs have both a customizable interconnect and distributed memory, we implement an interleaved memory access module [10]. This enables, per particle, all reads, writes, and data routes to be fully pipelined and operate concurrently. As the rest of the arithmetic is also fully pipelined, using hard FP cores in the case of the Arria-10, the whole process, from reading particle data through updating gridpoint charge density, has a throughput of one particle per clock cycle.
IV. IMPLEMENTATION AND RESULTS

A. FPGA resources and timing

We have implemented two designs, the one described above that uses a lookup table (LUT) and one that does not and computes all results directly (Direct). We test two different FPGAs: a high-end Altera Arria-10 (10AXI15R4F40I3SG) and a high-end Altera Stratix-V (5SGSMD8). For the Stratix-V we use a Gidel ProcE-V card; the Arria-10 results are post place-and-route. Resource and timing results to date are shown in Table I. For the LUT algorithm we present results for n=14, which matches the precision of the reference code, and n=11, which uses substantially less memory.

Interpolation has been implemented using two stand-alone multipliers and one integrated adder-multiplier resulting in three DSP units. For a tricubic interpolation four points in each of the three dimensions results in a total 192 DSP units. There is one such module for particle-grid and three for grid-to-particle resulting in a total of 768 DSP units. There are approximately 6MB of memory on the device. Each Particle-Grid module takes 640KB (for n=14) which makes a total of 2.56MB for all four.

This leaves plenty of resources left over to store the particle positions and implement a 3D FFT and complete the electrostatics computation. For example, 32 32-bit FFT modules (sufficient for a 100K particle simulation), each occupying 26 DSP units, result in 832 DSP units. Memory usage by the FFTs is negligible, so a total of 5MB can be used for particle data storage, enough for more than 200K particles on chip. This level of FFT support can execute a $32^3$ FFT in roughly 20μs.

B. Results quality

Determining whether MD accelerator designs produce results of sufficient quality is a difficult and much debated issue. It likely sufficient, however, to use the same precision and data types as are used in the reference design. But since FPGAs (and ASICs) lend themselves to flexible designs that trade off precision for compute resources, it is also useful to see the effects of reducing that precision. In the case of the LUT design, the impact on resource utilization is substantial: each bit removed from the fraction halves the size of the lookup table. In Table II we show the error on the gridpoint calculation resulting from the use of n-bit fixed point versus single precision floating point. We note that, as expected, the error is similar to the round off in the last bit. When $n = 14$ the error is on the order of 1 in 10,000, which matches the precision of the distance measurements in the simulation. In general, the final precision determination must

The grid-to-particle module is basically the same as the particle-to-grid module, except that, in order to calculate the force at any particle’s position in any direction, the derivative of the basis function in that direction is used. There must therefore be three copies of these modules to facilitate a throughput of one particle per cycle.

C. Memory Interleaving

BRAM access through memory interleaving is the core of the design; the fact that this easily fits on contemporary FPGAs makes it a suitable option for high-performance electrostatics computation. Such a design was not possible until recently due to the resource-intensive nature of the soft floating point cores.

The memory interleaving module consists of 64 true dual port RAMs. Each cube depicted in Figure 5 represents one such RAM. For a $32 \times 32 \times 32$ grid, each RAM needs to have 512 32-bit words to store single precision floating point results. There are two modes of operation for the memory interleaving module, particle-grid access mode for charge density and force computation, as well as FFT access mode (not described here).

In particle-grid mode, multiplexers are placed in the design to organize the 64 data ports with respect to the LSBs of the nearest gridpoint address, e.g., the red cell in Figure 5. An address translation algorithm calculates the correct location, e.g., \{-1, same, +1\}, on each of the 64 RAMs with respect to the LSBs of the nearest gridpoint address. The number of LSBs used depends on the order of the interpolation basis function. Fig. 5 is drawn for a third order basis function, which accesses four gridpoints resulting in a $4 \times 4 \times 4$ cube. A detailed description of this schema can be found in [10].
follow full integration into an MD code and simulations over large numbers of timesteps to verify stability of conservative physical measures. For direct comparison we have instrumented the ProtoMol MD code [11]. We find for 16-bit Fixed Point an RMS Deviation of 7.45e-5; for single precision FP the RMS Deviation is 5.84e-5.

<table>
<thead>
<tr>
<th>Architecture</th>
<th>Logic Utilization</th>
<th>Registers</th>
<th>Memory Block Bytes</th>
<th>DSP Blocks</th>
<th>Maximum Frequency</th>
</tr>
</thead>
<tbody>
<tr>
<td>Arria-10 (LUT, n=11)</td>
<td>13,246 (3%)</td>
<td>202</td>
<td>192KB (3%)</td>
<td>192 (13%)</td>
<td>269.03MHz</td>
</tr>
<tr>
<td>Stratix-5 (LUT, n=11)</td>
<td>50,704 (19%)</td>
<td>44,180</td>
<td>192KB (3%)</td>
<td>192 (10%)</td>
<td>252.59MHz</td>
</tr>
<tr>
<td>Arria-10 (LUT, n=14)</td>
<td>13,246 (3%)</td>
<td>202</td>
<td>640KB (10%)</td>
<td>192 (13%)</td>
<td>269.03MHz</td>
</tr>
<tr>
<td>Stratix-5 (LUT, n=14)</td>
<td>50,704 (19%)</td>
<td>44,180</td>
<td>640KB (10%)</td>
<td>192 (10%)</td>
<td>252.59MHz</td>
</tr>
<tr>
<td>Arria-10 (Direct)</td>
<td>3,752 (1%)</td>
<td>11,299</td>
<td>128KB (2%)</td>
<td>319 (20%)</td>
<td>570.45MHz</td>
</tr>
<tr>
<td>Stratix-5 (Direct)</td>
<td>62,617 (24%)</td>
<td>160,703</td>
<td>128KB (2%)</td>
<td>223 (11%)</td>
<td>450.00MHz</td>
</tr>
<tr>
<td>Memory Interleaving</td>
<td>1,451 (1%)</td>
<td>3788</td>
<td>128KB (3%)</td>
<td>64 (4%)</td>
<td>513.35MHz</td>
</tr>
</tbody>
</table>

**C. Performance**

For CPU performance comparison we use two production MD codes, ProtoMol [11] and NAMD [12]. For the latter two programs we obtained timing by instrumenting the relevant sections. In both cases we ran on a single core of an Intel Xeon CPU E3-1226 (Q2 2014, 4 cores) v3 @3.30GHz (see Table III). The CPU throughput results should be multiplied by 10-15 in order to make a chip-to-chip comparison between high-end FPGA with high-end CPU.

<table>
<thead>
<tr>
<th>Maximum Fractional Error</th>
<th>RMS Deviation</th>
<th>Min Fractional Error</th>
</tr>
</thead>
<tbody>
<tr>
<td>11-bit</td>
<td>7.294e-4</td>
<td>2.041e-4</td>
</tr>
<tr>
<td>12-bit</td>
<td>3.745e-4</td>
<td>1.018e-4</td>
</tr>
<tr>
<td>13-bit</td>
<td>1.824e-4</td>
<td>5.101e-5</td>
</tr>
<tr>
<td>14-bit</td>
<td>9.264e-5</td>
<td>2.546e-5</td>
</tr>
</tbody>
</table>

**TABLE III**

<table>
<thead>
<tr>
<th>MD Code</th>
<th>Throughput (particles/µs)</th>
</tr>
</thead>
<tbody>
<tr>
<td>ProtoMol</td>
<td>0.295</td>
</tr>
<tr>
<td>NAMD</td>
<td>2</td>
</tr>
<tr>
<td>FPGA (Stratix V)</td>
<td>450</td>
</tr>
</tbody>
</table>

Charge assignment has also been implemented on GPUs (see, e.g., [13]), but, again, we are not aware of any published results of these functions alone. We have reconstructed the algorithm described in [13]. Using an NVidia Quadro K4200 (Kepler class) with 1344 cores, grid-to-particle takes 13ms and grid-to-particle takes 20ms. This GPU is somewhat smaller than the largest currently available. And again, our implementation is likely less than optimal. We are currently exploring existing GPU production MD codes and will present these results in future work.

**V. Discussion and Future Work**

We have implemented FPGA-accelerated charge assignment and force mapping, which are the remaining pieces to completing FPGA-accelerated electrostatics. We have shown that, in current technology, huge structures such as floating point tricubic interpolation pipelines (and communication support) easily fit on a single FPGA. Moreover, sufficient space remains to implement the rest of the electrostatics computation on the same FPGA.

Also, based on an observation of spatial resolution and partitioning in typical MD simulation, we have created a new lookup-table-based algorithm and found this be advantageous in logic constrained domains.

There are several tasks in progress: finishing the mapping onto an Arria-10, instrumenting production MD reference codes for GPU comparisons, and integrating the mapping functions with the FFT to support full electrostatics.

**REFERENCES**


